

The diagram illustrates the internal architecture of the USB PHY. Key components include:

- ESD Protection:** Protects the CPEN, ID, VBUS, VBAT, VDD33, DP, DM, SPK_L, and SPK_R pins.
- OVP (Over-Voltage Protection):** Monitors VBUS and VBAT.
- LDO (Low Dropout Regulator):** Regulates VDD33 from VBUS.
- OTG Module:** Manages USB mode (Host/Device) and provides signals like IdGnd, IdFloat, Rid Value, SessEnd, SessValid, and VbusValid.
- ULPI Digital:** Interfaces with the Digital IO block.
- Digital IO:** Provides various control and data pins.
- HS/FS/LS TX Encoding and RX Decoding:** Handle high-speed data transmission and reception.
- Integrated Low Jitter PLL:** Provides a stable clock for the PHY.
- BIAS:** Provides biasing for the analog blocks.

Key pins and signals shown include:

- CPEN, ID, VBUS, VBAT, VDD33, DP, DM, SPK_L, SPK_R:** External pins connected to the ESD Protection block.
- DATA0-7, STP, NXT, DIR, CLKOUT, RESETB, VDDIO, VDD18:** Pins connected to the Digital IO block.
- REFCLK, XO, REFSEL0-2, RBIAS:** Pins connected to the PLL and BIAS blocks.

Figure 5.1 USB3320 Internal Block Diagram

5.1 ULPI Digital Operation and Interface

5.2 USB 2.0 Hi-Speed Transceiver

5.2.1 USB Transceiver

The USB3320 TX block meets the HS signalling level requirements in the USB 2.0 Specification when the PCB traces from the **DP** and **DM** pins to the USB connector have very little loss. In some systems,

it may be desirable to compensate for loss by adjusting the HS transmitter amplitude. The *Boost* bits in the [HS TX Boost](#) register may be configured to adjust the HS transmitter amplitude at the **DP** and **DM** pins.

5.2.2 Termination Resistors

The USB3320 transceiver fully integrates all of the USB termination resistors on both **DP** and **DM**. This includes 1.5kΩ pull-up resistors, 15kΩ pull-down resistors and the 45Ω high speed termination resistors. These resistors require no tuning or trimming by the Link. The state of the resistors is determined by the operating mode of the transceiver when operating in synchronous mode.

The *XcvrSelect*[1:0], *TermSelect* and *OpMode*[1:0] bits in the [Function Control](#) register, and the *DpPulldown* and *DmPulldown* bits in the [OTG Control](#) register control the configuration. The possible valid resistor combinations are shown in [Table 5.1](#), and operation is guaranteed in only the configurations shown. If a ULPI Register Setting is configured that does not match a setting in the table, the transceiver operation is not guaranteed and the settings in the last row of [Table 5.1](#) will be used.

- RPU_DP_EN activates the 1.5kΩ DP pull-up resistor
- RPU_DM_EN activates the 1.5kΩ DM pull-up resistor
- RPD_DP_EN activates the 15kΩ DP pull-down resistor
- RPD_DM_EN activates the 15kΩ DM pull-down resistor
- HSTERM_EN activates the 45Ω DP and DM high speed termination resistors

The USB3320 also includes two **DP** and **DM** pull-up resistors described in [Section 5.8](#).

Table 5.1 DP/DM Termination vs. Signaling Mode

SIGNALING MODE	ULPI REGISTER SETTINGS					USB3320 TERMINATION RESISTOR SETTINGS				
	XCVRSELECT[1:0]	TERMSELECT	OPMODE[1:0]	DPPULLDOWN	DMPULLDOWN	RPU_DP_EN	RPU_DM_EN	RPD_DP_EN	RPD_DM_EN	HSTERM_EN
General Settings										
Tri-State Drivers	XXb	Xb	01b	Xb	Xb	0b	0b	0b	0b	0b
Power-up or VBUS < V _{SESSEND}	01b	0b	00b	1b	1b	0b	0b	1b	1b	0b
Host Settings										
Host Chirp	00b	0b	10b	1b	1b	0b	0b	1b	1b	1b
Host Hi-Speed	00b	0b	00b	1b	1b	0b	0b	1b	1b	1b
Host Full Speed	X1b	1b	00b	1b	1b	0b	0b	1b	1b	0b
Host HS/FS Suspend	01b	1b	00b	1b	1b	0b	0b	1b	1b	0b
Host HS/FS Resume	01b	1b	10b	1b	1b	0b	0b	1b	1b	0b
Host low Speed	10b	1b	00b	1b	1b	0b	0b	1b	1b	0b
Host LS Suspend	10b	1b	00b	1b	1b	0b	0b	1b	1b	0b